DSPACE: LISA Methodology

Maximilian Odendahl

Introduction

- DSPACE Requirements
- LISA Methodology

- LISA 2.0 Language
  - Overview
  - Resources
  - Operations

- DSPACE Results

- Demo
Issues and Requirements:
- Final architecture not known at the beginning
- Should be easily adaptable and extendable to cope with future standards and algorithms
- Needs a mature and stable software development environment
- Relatively short project time frame

- Raise the abstraction level of the processor model
- Use of a Processor Development Environment
Synopsys Processor Designer

- **History:**
  - LISA project at ICE
  - LISATek Inc.
  - CoWare Inc.

- **Integrated, embedded processor development environment**

- **Unified processor model in LISA 2.0 language**

- **Automatic generation of:**
  - SW tools
  - HW models

Automating the Design and Implementation of Custom Processors

Processor Designer dramatically accelerates the design of both application-specific processors and programmable accelerators through automated software development tools, RTL, and ISS generation from a single, high-level specification. These applications-specific processors, or custom processors, and programmable accelerators are increasingly essential to support the convergence of multiple functionalities on a single system-on-chip (SoC). This makes them ideal for use in a wide variety of applications including video, audio, security, networking, baseband, control and industrial automation applications.

With the constant drive towards more integrated devices, flexibility is becoming the buzzword of today’s design teams. These teams are faced with developing products that can deal with growing performance demands, consume as little power as possible and can process parallel functions all while meeting time-to-market pressure. While enabling performance and low power, in a lot of cases fixed hardware blocks are inadequate because of their lack of flexibility, reusability and ability to deal with multiple modes and standards. For a lot of specific tasks standard processors have challenges of their own in terms of meeting the performance and power consumption requirements.

This is where custom processors are saving the day. Their unique ability to offer flexibility through software reprogrammability while limiting overhead makes the in the ultimate trade-off between flexibility and power. Custom processors also offer the added benefit they reduce the verification effort by decoupling the hardware verification and the functional verification.

Processor Designer takes creative control of custom processor to the next level by providing one unified input specification for ISS, SW tools and RTL implementation models. The unique custom processor C-to-implementation flow of Processor Designer achieves great quality of results. Overall the benefits are clear - more flexibility to deal with today’s and future requirements, reduced verification effort and no compromise on power, area and performance. This not only results in faster time-to-market but ensures higher reuse between iterative designs.

Contact Synopsys and find out how you could benefit from custom processors made easy.
The research leading to these results has received funding from the European Community's Seventh Framework Programme (FP7/2007-2013) under Grant Agreement n°262798.

Traditional Processor Architecture Exploration

Requirements

Target Architecture

Design Processor Architecture

Modification / Refinement

Verification & Evaluation

SOFTWARE

HLL language code (C/C++)

Compiler

Assembling code

Assembler

Object code

Linker

Executable binary

Simulator

Debugger

Profiler

Translating HLL programs into assembly code

Translating assembly files into binary object code, which still contains unresolved symbols

Resolving symbols in object files, linking them into a single executable program

Problem 1: Long development period

Problem 2: Potential inconsistency
Main advantages of LISA:

- **Modeling and modification of processors at a high level of abstraction.**
- **Automatic generation of software development tools**
  - Shortening the development time
  - Consistency
- **Generation of HDL Description**
The research leading to these results has received funding from the European Community’s Seventh Framework Programme ([FP7/2007-2013]) under Grant Agreement n°262798.

- Application simulation
- Debugging
- Profiling
- Resource utilization analysis
- Pipeline analysis
- Processor model debugging
- Memory hierarchy exploration
- Code coverage analysis
- ...
Introduction
- DSPACE Requirements
- LISA Methodology

LISA 2.0 Language
- Overview
- Resources
- Operations

DSPACE Results

Demo
- Processor Description Language
- Formalized Description of
  - Processor Resources
  - Instruction Set
  - Abstracted Hardware Behavior
  - Timing
- Organized in Operations
  - Modularity
  - Reusability
- C/C++ based
  - easy to learn
  - integrate existing IP
- Multiple abstraction levels
RESOURCE section provides a unique, centralized definition of all processor resources e.g. registers, memories, etc.

```
RESOURCE
{
    PROGRAM_COUNTER long PC;
    REGISTER bit[12] R[0..31];
    CONTROL_REGISTER short ST;
    PIN IN bit[5] IRQ, NMI;
    RAM char pmem { ... };
    RAM char dmem1 { ... };
    RAM int dmem2 { ... };
}
```
The research leading to these results has received funding from the European Community's Seventh Framework Programme (FP7/2007-2013) under Grant Agreement n°262798.
OPERATIONs are used to describe the behavior of functional units in the processor.
OPERATION add
{
  DECLARE {
152(162,370),(588,491)
  }
}

BEHAVIOR {
  R[dest] = R[src1] + R[src2];
}

- OPERATIONs are used to describe the behavior of functional units in the processor.
OPERATION add
{
  DECLARE {
    GROUP src1 = { reg };
    GROUP src2 = { reg };
    GROUP dest = { reg };
  }
  CODING {0b10001 dest src1 src2}
  SYNTAX {“add” src1 “,” src2 “,” dest}
  BEHAVIOR {
    R[dest] = R[src1] + R[src2];
  }
}

- Additionally, OPERATIONs contain information about coding and syntax.
The research leading to these results has received funding from the European Community’s Seventh Framework Programme (FP7/2007-2013) under Grant Agreement n° 262798.

```
OPERATION add
{
    DECLARE {
        GROUP src1 = { reg_idx };
        GROUP src2 = { reg_idx };
        GROUP dest = { reg_idx };
    }
    SYNTAX {“add” src1 “,” src2 “,” dest}
    CODING {0b10001 dest src1 src2}
    BEHAVIOR {
        dest = src1 + src2;
    }
}
```

```
add r3,r4,r5
```

```
Assembler+Linker
```

```
10001001100000001
```

```
Loader+Decoder
```

```
r5 = r3 + r4;
```
The research leading to these results has received funding from the European Community's Seventh Framework Programme ([FP7/2007-2013]) under Grant Agreement n°262798

Outline

- Introduction
  - DSPACE Requirements
  - LISA Methodology

- LISA 2.0 Language
  - Overview
  - Resources
  - Operations

Results

- Demo
Implementation Results

- **DSPACE core**
  - running at 125 MHz
    - 1.0 GOPS
    - 750 MFLOPS
    - Increase of 17 and 13 times, respectively, compared to Atmel’s TSC21020F
  - area of 370 kgates
    (180nm standard-cell library, typical)
  - 10,000 lines of LISA source code
  - 300,000 lines of generated VHDL
Thank you for your attention!

Questions?