



SpaceWire in Russia

Prof. Yuriy Sheynin

St. Petersburg State University of Aerospace Instrumentation
Institute of High-Performance Computer and Network Technologies

190 000 St. Petersburg
Bolshaya Morskaya str., No 67
Fax: +7 812 3157778
E-mail: sheynin@online.ru

Tatyana Solokhina,
ELVEES company,


R&D Director
Moscow Phone: 913-31-88
market@elvees.com
WWW. ELVEES.RU

SpaceWire implementation: IP-cores, chips, boards



Class	Type	Code	Timescale
IP-cores	SpaceWire Codec IP-block	<i>SpWCodec2</i>	2004
	SpaceWire Network Interface Controller IP-core	<i>SpWCore2</i>	2005
	SpaceWire Network Interface Controller with AMBA AHB interface	<i>SWIC2</i>	2005
	SpaceWire multichannel communication controller bridge (FPGA implementation)	<i>MCB-SpW-F</i>	2005
Chips	MultiCore Terminal Controller with SpaceWire links	<i>MCT- 01</i>	2006, Q2 samples, 2007
	SpaceWire multichannel communication controller bridge (ASIC implementation)	<i>MCB-01</i>	2006, Q4 samples, 2007
	16-channel SpaceWire routing switch	<i>MCK-01</i>	2006, Q4 samples, 2007
Boards	DSP module with SpaceWire links	<i>PCI104</i> <i>SpaceWire Kit</i>	2006, Q1


Hierarchy of IP-blocks for SpaceWire



SpWCodec2

IP-block SpaceWire Codec

- High-speed duplex link:
5 Mbit/s to 400 Mbit/s in each direction (@ 0,25 μm)
- Completely synchronous interface (interface signals are fixed on ascending front)
- RX clock computation scheme (detection up to 800Mbit/s)
- LoopBack included
- The ratio of local and reception frequencies is 1:6
- Small number of triggers working on TX and RX clock




IP-block complexity:

- ASIC – 500 logic gates,
- FPGA – 250 LUT

IP-core SpWCore2


- High-speed duplex link:
5 Mbit/s to 400 Mbit/s in each direction (@ 0,25 μm)
- Transmits/receives data packets, time codes and distributed interrupts signals
- Simple parallel interfaces with typical FIFO
- 2 levels of LoopBack
- Programmable crediting scheme depending on the sizes of the reception buffer (16, 32, 64 and 128 words)
- Completely synchronous interface (interface signals are fixed on ascending front)
- RX clock computation scheme (up to 800Mbit/s)



Complexity:
ASIC – 1100 gates, FPGA – 550 LUTs

SpaceWire Network Controller **SWIC2**


- 5 Mbit/s to 400 Mbit/s in each direction (@ 0,25 μm)
- Transmits/receives data packets, time codes and distributed interrupts signals
- 32-bit **AMBA AHB** bus interface (master/slave), 100MHz
- Parameterized internal FIFOs in both directions (8, 16, 32, 64, 128 words).
- DMA component, multi-channel (32-bit AMBA AHB master)
- 3 interrupts on the AMBA AHB (error in link, packet reception, time labels or distributed interrupts).
- 3 levels of LoopBack included (DS-codec, SpWCore2, Controller SWIC2)
- RX clock computation scheme



Complexity:
ASIC – 6300 gates,
FPGA – 3000 LUTs

MCB-01

SpaceWire multi-channel communication controller bridge




MCB-SpW-F

SpaceWire multichannel communication controller bridge (FPGA implementation)

SpaceWire channels	4
SpaceWire channel speed	From 2 Mb/s up to 400 Mb/s
External interface	32-bit, 40 ns, SRAM-like
Internal buffer RAM	16 Kbytes
FPGA type	Xilinx Spartan-3 1500

Multi-core DSP chips “MULTICORE”

<p>market@elvees.com</p> <p>WWW. ELVEES.RU</p> 	 	 		
<p>Multi-core chip (RISC+DSP cores)</p>	<p>1892BM3T (MC-12)</p>	<p>1892BM2T((MC-24)</p>	<p>1892BM4Я/ 1892BM5Я</p>	<p>MCF- 0428, (Test chip – MC-0128)</p>
<p>Implementation technology, μm</p>	<p>0,25</p>	<p>0,25</p>	<p>0,25</p>	<p>0,18/0.13</p>
<p>Transistors, mln. /on-chip RAM (Mbit)</p>	<p>~18 2</p>	<p>~19 2</p>	<p>~26 3</p>	<p>65 ~8</p>
<p>Multi-core chip, MIMD (RISC+nxDSP cores)</p>	<p>RISCore32 (MIPS32) + 1xDSP (ELcore-14)</p>	<p>RISCore32 (MIPS32) + 1xDSP (2SIMD) (ELcore-14)</p>	<p>RISCore32 (MIPS32) + 2xDSP(ELcore-26) (MIMD)</p>	<p>RISCore32 (MIPS32) + 4xDSP(ELcore-28) (MIMD)</p>
<p>CLK, MHz / Power (W)</p>	<p>100 (1.2)</p>	<p>100 (1.4)</p>	<p>120 (1.8)</p>	<p>400 (6.5/3.3)</p>
<p>Performance: 8b, Int , MOPs 16b Int, MOPs 32b, float, (IEEE754), Mflops</p>	<p>1800 800 300</p>	<p>3600 1600 600</p>	<p>8640 3840 1440</p>	<p>57600 25600 9600</p>
<p>Package</p>	<p>PQFP240</p>	<p>HSBGA292</p>	<p>HSBGA416</p>	<p>HSBGA, > 600</p>
<p>Production</p>	<p>2004</p>	<p>2004</p>	<p>2005</p>	<p>2007</p>



Development Kit and Software Tools for “MULTICORE” DSP chips

MCStudio



MCT-01

MultiCore Terminal Controller with SpaceWire links



9.5x9.5 mm²
CMOS, 0.25 μm
3.3B

Engineering samples
2Q 2006.



PCI104 SpaceWire Kit

The one-board high performance DSP module:

- a ready-made building block


- for SpaceWire-compatible EGSE systems
- for on-board distributed & parallel space data systems prototypes with high-speed SpaceWire communication technologies.

PCI104 form-factor



PCI104 SpaceWire Kit

SpaceWire links	Number of links	4 - 6
	Rates	2 to 400 Mb/s, duplex
Processor	Type	1892BM2T (<i>"MultiCore-24"</i>)
	Features	Double core (RISC+DSP) On-chip RAM (3 blocks) RISC core – MIPS32 arch.
	Performance	up to 600 Mflop
RAM	Capacity	32 MBytes
	Type	SDRAM
ROM	Capacity	16-64 MBytes
	Type	Flash
CPU bus width		32 (8 for ROM)
Other interfaces		RS-232 EJTAG
Power supply		5 V
Power consumption		10 W max.
Software		MCStudio Tools for <i>MultiCore-24</i> programming Linux SpW links driver



16-channel SpaceWire routing switch


- Supports signal, symbol, exchange, packet, network protocol stack levels
- Advanced non-blocking internal switching fabric
- Supports adaptive routing
- Supports multicast routing
- Provides time-codes distribution in compliance with the ECSS-E-50-12A SpaceWire standard
- Provides interrupt codes and poll codes distribution in compliance with the project of the second part of the ECSS-E-50-12A SpaceWire standard
- Includes the internal RISC core for configuration, monitoring and network administration purposes

Interfaces:

- 16 full-duplex SpaceWire interfaces
- Transmission rate of each interface from 5 Mb/s to 400 Mb/s; can be set independently for every of 16 links
- Parallel interface to external static memory
- Parallel SRAM-like interface to external RISC processor (includes masked interrupt signal)



MCK-01

SpaceWire routing switch




MCK-01 applications

(without external processor)



MCK-01 applications

(with an external processor)



SpaceWire implementation: IP-cores, chips, boards



Class	Type	Code	Timescale
IP-cores	SpaceWire Codec IP-block	<i>SpWCodec2</i>	2004
	SpaceWire Network Interface Controller IP-core	<i>SpWCore2</i>	2005
	SpaceWire Network Interface Controller with AMBA AHB interface	<i>SWIC2</i>	2005
	SpaceWire multichannel communication controller bridge (FPGA implementation)	<i>MCB-SpW-F</i>	2005
Chips	MultiCore Terminal Controller with SpaceWire links	<i>MCT- 01</i>	2006, Q2 samples, 2007
	SpaceWire multichannel communication controller bridge (ASIC implementation)	<i>MCB-01</i>	2006, Q4 samples, 2007
	16-channel SpaceWire routing switch	<i>MCK-01</i>	2006, Q4 samples, 2007
Boards	DSP module with SpaceWire links	<i>PCI104</i> <i>SpaceWire Kit</i>	2006, Q1

Latest news:

- The Federal Space Agency of Russian Federation is to apply officially in support of the SpaceWire technology

Thank you!

